

FIG. 1





FIG. 2



- * IN THIS EXAMPLE, INPUT VIDEO DATA HAS 24 BITS (EACH OF R, G, AND B HAS 8 BITS)
- * INVERSION SIGNAL (S0) IS INVERSION SIGNAL FOR ODD BIT, AND INVERSION SIGNAL (S1) IS INVERSION SIGNAL FOR EVEN BIT.
- * POINTS (a) TO (f) ARE OBSERVATION POINT OF TIMING CHART OF FIG. 2.
- * EACH F/F HAS CLOCK AND RESET TERMINAL

FIG. 3




FIG. 4





FIG. 5



6 / 12

FIG. 6

TIME →

R_7	0	1	1	1	0	1	0	0	0	1	1	0	0	1	0	1	
R_3	0	1	0	1	0	1	1	0	0	0	1	1	1	1	1	1	
G_7	0	0	1	1	0	1	1	1	1	0	0	1	1	1	0	1	
G_3	0	1	0	0	1	1	0	0	0	1	1	1	1	0	0	0	
B_7	0	0	0	1	0	1	1	1	0	0	0	1	1	1	1	1	
B_3	0	0	1	1	1	1	0	0	1	1	0	0	1	1	0	0	
<hr/>																	
ODD BIT A	R_6	0	1	0	0	0	1	1	0	0	1	1	0	0	0	1	0
	R_2	0	0	0	1	0	1	0	1	1	0	0	1	1	1	0	1
	G_6	0	0	0	1	0	1	1	1	0	0	0	1	1	1	0	1
	G_2	0	1	0	0	0	1	1	0	0	0	1	1	1	0	0	1
	B_6	0	1	1	1	1	1	0	1	0	0	0	1	1	0	0	0
	B_2	0	1	0	0	1	1	1	1	0	0	0	1	1	1	0	1
<hr/>																	
ODD BIT A	R_5	0	0	1	1	1	1	1	1	0	1	0	0	1	1	0	1
	R_1	0	0	0	1	0	1	1	0	0	0	1	1	1	1	1	0
	G_5	0	0	0	1	0	1	1	1	0	0	0	1	1	0	1	0
	G_1	0	0	0	1	1	0	1	1	1	0	0	0	1	0	0	1
	B_5	0	1	1	1	1	1	1	1	0	0	1	1	1	1	0	0
	B_1	0	0	0	1	0	1	1	0	0	0	0	1	0	0	1	0
<hr/>																	
ODD BIT B	R_4	0	1	1	0	1	1	0	1	0	0	1	1	1	1	0	1
	R_0	0	1	1	0	1	1	1	1	0	0	0	1	1	0	1	0
	G_4	0	0	0	0	1	1	0	0	0	1	1	0	0	1	1	0
	G_0	0	1	1	1	1	1	0	1	1	1	0	0	0	0	0	1
	B_4	0	0	0	0	1	1	1	0	0	0	0	1	1	1	1	1
	B_0	0	0	1	0	0	1	1	0	0	1	1	0	0	1	0	0
<hr/>																	
(a)																	
(b)																	
(c)																	
(d)																	
(e)																	
(f)																	
(g)																	
(h)																	
(i)																	
(j)																	
(k)																	
(l)																	
<hr/>																	
(m) (OUTPUT ODD BIT A)	R_7	0	0	0	0	0	1	0	1	1	1	0	0	0	0	0	1
	R_3	0	0	0	1	0	1	0	0	1	1	1	0	1	1	0	0
	G_7	0	0	1	0	0	1	0	0	0	0	1	1	1	1	0	1
	G_3	0	0	0	1	1	0	0	1	1	1	0	0	1	1	0	1
	B_7	0	0	1	1	0	1	0	0	0	1	1	1	1	1	0	0
	B_3	0	0	1	0	0	0	0	1	1	0	0	1	0	1	0	1

t1 t2 t3 t4 ...

FIG. 7




FIG. 8
PRIOR ART




FIG. 9




FIG. 10

DATA SENT JUST BEFORE
 101100011010101100100011 → 01010101010101010101

DISPLAY CONTROL CIRCUIT (TIMING CONTROLLER)




FIG. 11




FIG. 12

